Compute Express Link (CXL) has risen as a promising interconnect technology that enables seamless high-speed, low-latency communication between host processors and various peripheral devices, making it attractive for memory-intensive applications. In this talk, we'll evaluate the performance characteristics of CXL memory in real-world environments using ASIC-based CXL memory. We then present our learnings from microbenchmarks, explore the potential use cases and evaluate their benefits from using CXL memory. Based on our comprehensive evaluations, we share our insights of how we may better utilize CXL memory to optimize the performance and cost of data center applications, as well as our vision for next-gen memory architecture leveraging new capabilities from CXL 2.0/3.x.
![](https://kisacoresearch.com/sites/default/files/styles/panopoly_image_square/public/speakers/ping_zhou_bytedance.jpg?itok=vhdzjHNs&c=aad36c3decce58bdfeb380d2b09f9df9)
Ping Zhou
Ping Zhou is a Senior Researcher/Architect with ByteDance, focusing on next-gen infrastructure innovations with hardware/software co-design. Prior to joining ByteDance, Ping worked with Google, Alibaba and Intel on products including Google Assistant, Optane SSD and Open Channel SSD. Ping earned his PhD in Computer Engineering at University of Pittsburgh, specializing in the field of emerging memory and storage technologies.